



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/002,726	10/24/2001	Kenneth Y. Ogami	CYPR-CD01171M	2851
7590 03/27/2006 WAGNER, MURABITO & HAO LLP Two North Market Street, Third Floor San Jose, CA 95113			EXAMINER SIEK, VUTHE	
			ART UNIT 2825	PAPER NUMBER

DATE MAILED: 03/27/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/002,726	OGAMI ET AL.	
	<b>Examiner</b>	<b>Art Unit</b>	
	Vuthe Siek	2825	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 11/28/05 & 3/3/06.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-8 and 10-37 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 1-8, 10 and 30-37 is/are allowed.
- 6) ☒ Claim(s) 11-17 and 19-29 is/are rejected.
- 7) ☒ Claim(s) 18 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |   |   |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)  | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date <u>11/28/05</u> | 6) <input type="checkbox"/> Other: _____  |

### **DETAILED ACTION**

1. This office action is in response to application 10/002,726 and communications filed on 11/28/05 and 3/3/2005. Claims 1-8 and 10-37 remain pending in the application, where claim 9 is canceled and claims 38-41 have been canceled as to non-elected claims.

### ***Claim Rejections - 35 USC § 102***

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. Claims 11, 13-17 and 19-29 are rejected under 35 U.S.C. 102(e) as being anticipated by Insenser Farre et al. (6,460,172).

4. As to claims 11 and 22, Insenser Farre et al. teach a microprocessor based mixed signal field programmable integrated device and prototyping methodology for configure and dynamically reconfigure all the programmable features of the system with the microprocessor, between countless other possibilities (see summary). As a result, a countless system as shown in Fig. 1 is dynamically produced. The Fig. 1 describes the claimed features of microcontroller (microprocessor for controlling), dynamically configurable blocks including digital blocks and analog blocks, a set of library macros and cells for accessing and selection of configurable blocks including their descriptions

Art Unit: 2825

(Fig. 1, col. 3 lines 15-67 describe overall system; col. 4 lines 15-67 describe digital blocks and analog blocks; col. 5 lines 1-34 describe microprocessor; col. 3 line 62 to col. 4 line 15, describe that a countless system can be produced). The system as shown in Fig. 1 comprises a processor, memories, configurable blocks including digital blocks, analog blocks that are selectable from a set of library macros and cells to configure and dynamically reconfigure whole or partial system (Fig. 1 and its description).

5. As to claims 13-17 and 23-29, Insenser Farre et al. teach a set of library macros and cells, user-programmable integrated circuit, and user circuit and the microprocessor configure and dynamically reconfigure the programmable blocks to produce a countless system as desired according to applications (at least see col. 1 lines 62-67, col. 2 lines 1-14, col. 2 lines 27-67). Note that the microprocessor generates microprocessor instructions (commands) during configure and dynamically reconfigure the programmable blocks, where all main parts of microprocessor, digital blocks, analog blocks and memories are interfaces and embedded on a single chip name Field Programmable System-on-a-Chip (FIPSOC) (col. 2 lines 1-67). The system as taught by Insenser Farre et al. comprises integrated tools (embedded software) (col. 2 lines 23-40). The set of library macros and cells comprises macros and cells have name for use during configure and dynamically reconfigure whole or partial system (at least see col. 2 lines 1-67, Fig. 1 and its description).

6. As to claims 19-21, Insenser Farre et al. teach FIPSOC as described in Fig. 1, where integrated tools are used to assist the embedded microprocessor to configure

Art Unit: 2825

and dynamically reconfigure whole or partial system to produce a countless system as desired according to applications needed (col. 2 lines 22-40; col. 5 lines 3-67; col. 6 lines 1-6). The countless system produced by FIPSOC as taught by Insenser Farre et al. enable the use to new hardware configuration by selecting from the set library macros and cells as described in the patent.

***Claim Rejections - 35 USC § 103***

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. Claims 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Insenser Farre et al. (6,460,172) in view of Zizzo (6,578,174).

9. As to claim 12, Insenser Farre et al. does not explicitly teach the description of dynamically configurable blocks is substantially compliant with extensible markup language (XML). Zizzo teaches a method and system for chip design using remotely located resources comprising circuit design platform to facilitate the design of an IC by making it easier for designers to locate and incorporate available virtual component blocks into new designs include using a universal data interface format or mark-up language (XML) is preferably used as a primary data interface between the various components of the system and the details XML are well-known to those in the art of computer programming (col. 7, 9). Therefore, it would have obvious to one of ordinary skill in the art at the time the invention was made to implement the description of

Art Unit: 2825

hardware resources with extensible markup language (XML) because its universal data format, the XML language would be easy to implement and preferably used as primary data interface between various components (EDAs) of the design platform.

***Remarks***

10. Applicant(s) submitted the IDS including the patent to Insenser Farre et al. (6,460,172) after mailing of FOAM and Examiner has received the submitted reference after mailing of Final Office Action, where claims 11-21 are allowed. After reviewing the reference (6,460,172), claims 11-17 and 19-21 cannot be allowed over the reference. Examiner has withdrawn the allowed subject matter due to new ground of rejection. The new ground of rejection is made final and proper due to submission of IDS (1.97(C)). Examiner respectively submitted that claims 11-17 and 19-29 are not allowed over Insenser Farre et al. (6,460,172).

***Allowable Subject Matter***

11. Claims 1-8, 10 and 30-37 are allowed over the prior art of record. The prior art of record does not teach or fairly suggest generating an interrupt vector table for use by embedded software, wherein a plurality of interrupts included in said interrupt vector table are generated by said selected configuration along with all claim limitations as recited in the claims.

12. Applicant's submission of an information disclosure statement under 37 CFR 1.97(c) with the fee set forth in 37 CFR 1.17(p) on 11/28/05 prompted the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS**

**MADE FINAL.** See MPEP § 609(B)(2)(i). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

#### ***Conclusion***


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vuthe Siek whose telephone number is (571) 272-1906.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on (571) 272-1907. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2825

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Vuthe Siek

  
VUTHE SIEK  
PRIMARY EXAMINER